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FPGA-based implementation of speech recognition for robocar control... (Bayuaji Kurniadhani)
1915 the speech production with the approaches of HMM and MFCC [27] . Other SR was with hidden Marcov model that is the experiment conducted by Farsi [28] , the result showed that the HMM process needed to still be done with GA (Genetic Algorithm) for a good result. To compare [27] , another study on MFCC conducted by Mohan [29] was done by combining MFCC with DTW algorithm showed the good results in the process of SR with ten features for each word in training phase. Based on the comparison from a number of studies above (MFCC, LPC, PLP, GFCC) to this study, MFCC was used for the process of feature extraction on the speech signal as commonly it had the high performance rate and low complexity [30] . In this research, a prototype of SR system was made to FPGA that later would be used as an input for the robotic car (further research). One of examples of word recognition system application can be done in a simple robot car. The robot is able to differentiate the word pronounced by the users. By applying the word recognition system in the robotic car, then the users could control the direction of robot motion without a need to touch the button or being close to the robot.
Mel Frequency Cepstrum Coefficients (MFCC)
Feature extraction is a process to determine a value or vector that can be used as an object or individual identifier that subsequently will be used in the classification process [31, 32] . MFCC analysis is a standard method [33] used to represent the parameter of sound signal. The mechanism of MFCC is based upon the difference of frequency that can be captured by human ears commonly stated in the scale of Mel (originated from Melody) in which the sound signal would be filtered in linear in Mel frequency scale that is for the low frequency less than 1 KHz and logarithmically for high frequency more than 1 KHz [34] . The block diagram for the process of feature extraction using MFCC is presented in Figure 1 . As shown in Figure1 MFCC consists of some following computational steps:
Step 1: Preprocessing
As the initial step, the analog signal is passed through HPF emphasizes or known as pre-emphasis [35] Its purpose is to increase the energy of signal [36] thus, its output becomes the one as in (1) : Step 2: Frame Blocking and Windowing Speech signal enters to the process of short frame or frame blocking with the duration of 10-30 ms on purpose for ADC. However, in its process, aliasing or spectral leakage or discontinue frequently occurs. For this, to cope with this problem, it must firstly start with windowing process before the signal continues to FFT phase. If defined, the window as function of ( ), 0 ≤ ≤ ( − 1) is dependent upon the N value in which N refers to the number of samples in its frame. The input signal enters to the windowing process with the convolutional concept. The function of window used in this study is Hamming windowing as shown in (2) [37, 38] :
where 0 ≤ ≤ ( − 1).
The determination of the number of frame length should be in the fold of 2 N to facilitate the FFT process existing in the next block.
Step 3: DFT (Discrete Fourier Transform) The output signal from Hamming window is in the time domain. To facilitate the measurement in the further process Mel-filter bank, then the signal is transformed mathematically from discrete time domain to the frequency using DFT method [39] . Meanwhile, the algorithm used to do transformation is called as FFT. Mathematically, DFT can be formulated as follows (3) [40, 41] : This phase is the filtering process from frequency spectrum of X[k] in each frame using a number of M filter banks. This filter is made by following the perception of mel frequency scale represented to be the function of triangle filter function and mel scale frequency is obtained from the result of the conversion of linear frequency. For the linear frequency (fHz)<1 kHz, it is converted to be fHz while if fHz>1 kHz, then it is converted into the (4) presented as follows [29] , [35] , [42] :
warping process to the signal in the frequency domain will result in the value of Mel Spectrum coefficients through the process as shown in (5) as follows:
Xi is the value of frequency spectrum to i, N is the number of coefficients of FFT, and Hi(f) is the filter value to i on the frequency spot f.
Step 5: Cepstrum At this phase, Mel Cepstrum would be converted into the time domain using Discrete Cosine Transform (DCT). The result is called as Mel Frequency Cepstrum Coefficients (MFCC) as shown in (6) [41, 42] in which n is the number of coefficient and M is the number of filter banks. The word cepstrum is originated from the word spectrum that is reversed in its first syllable that is spec to ceps [43] . Cepstrum is the power spectrum obtained mathematically through the logarithmic computation [44, 45] . 
Digital Design and Speech Recognition Simulation
This section discusses in detailed about the design of the block of speech recognition (SR) system. The main part consists of audio codec interface, feature extraction using MFCC and classification using Euclidean distance. It also discusses about the simulation of the digital logic design to FPGA using the Xilinx application. In the beginning of condition, the system will wait for the input from the switch to do training or recognizing. In the training mode, the coming sound will face the process of feature extraction using MFCC. The result of the feature extraction will be in the form of cepstral coefficient stored in the database. In the recognizing mode, the sound coming to the system will face the feature extraction process. Then, the coefficient cepstral of input sound would be compared the cepstral coefficient in the database using Euclidean distance method. The lowest value of Euclidean distance would be classified with the corresponding words. Further, the logic on the output pin would be conditioned in accordance with the words recognized. The value of output pin of this FPGA is used as the logic input on the driver motor to control the motion of the robotic car as shown in Table 1 as follows. The result of the simulation output then is compared to the result of the MATLAB. The system architecture of the speech recognition block is shown in Figure 2 . The system architecture consists of four main blocks: microphone, audio codec, FPGA, driver motor and motor DC. Inside the FPGA, it is added with eight digital series acting as the cores of the system those are codec interface, preprocessing, control unit, clock divider, MFCC, database, Euclidean distance and output logic. 
Results and Analysis
Simulation of the logic series design was conducted in Xilinx ISE Project Navigator. Also, computation simulation was done in MATLAB in order to obtain the comparing data from the designed system. The test was conducted by observing and comparing the data in each 
Pre-emphasis Filter
This series functions to reduce the noise ratio in signal (SNR). This filter maintains the high frequencies on the spectrum eliminated in the process of sound production. From the result of simulation test compared by means of manual calculation, it has been found a similar value in each sample of signal. The results are shown in Table 2 . 
FFT
The computation FFT design on FPGA is done separately to result in 2 parts of output. From Figure 4 below can be seen that the result was not much different as the calculation operation in this design did not use the floating point system. The comparison of the results of FFT in the graphic form can be seen in Figure 4. 
Mel Frequency Warping
Mel Frequency Warping functions as a filter from the spectrum of frequency of the output result of FFT. The multiplication process was done in parallel to 20 shown in Figure 5 . As seen in Figure 5 above, it can be seen that the feature in 5 -10 from the result of Xilink simulation approached the MATLAB computation. This shows that the logic design made is precise. 
Cepstrum
This block functions to convert the Mel cepstrum from the result of previous block into the time domain using Discrete Cosine Transform. The coefficient value was then changed into the representation of fixed point 16 bits and stored in ROM. This block also had RAM to store the output from the previous process to facilitate the process. The results of the block, if compared to the result of the calculation on MATLAB as shown in Figure 6 , were seen different. This was because the calculation operation in this block involved the numbers that had some digits after the comma. Meanwhile, the representation of the numbers used did not have any accuracy in number; thus, rounding occurred to the representation of numbers closer.
Decision
12 coefficients from the result of feature extraction stored in the database at the testing phase will be compared to the coefficient of the sound input feature and then will be cut to do 
Conclusion
This research has successfully made a design and simulation of logic series in a speech recognition system using the MFCC method and euclidean distance to control the rate of robotic car. The MFCC method was used to obtain the feature from the command input in the form of sound consisting of right, left, forward, backward and stop. The result of the signal feature from MFCC furthermore was calculated for its similarity and compared with the signal feature in the database using euclidean distance to give the control logic in motor.
Process simplification was also done to obtain the resource of the FPGA memory as minimum as possible but still had a good performance. Validation has been conducted to test the excellence of the system made. This test was done by comparing the output value of logic design that has been made in each part of speech recognition components\with the calculation simulation on MATLAB. There was a difference in the value between the result of the computation of the logic series and the MATLAB as the calculating operation involved the numbers that had some digits after the comma. Meanwhile, the representation of the numbers used did not have any sufficient number accuracy; thus making the rounding occurred in the closest representative numbers. However, this difference value was relative insignificant and the system then still had a good performance to compare the signal features from one class to other as proven in the results. The next research will be done through the implementation to the FPGA board and analysis on the synthesis of logic series to determine the parameter of the performance in IC design. 
